GitHub - ShivamKurekar/Single-Port-RAM: Single port RAM Theory and project on Quartus Prime (Implemented on Intel DE10-Lite)

Single-Port-RAM

Name		Name	Last commit message	Last commit date
Latest commit History 6 Commits
db		db
incremental_db		incremental_db
output_files		output_files
simulation/modelsim		simulation/modelsim
RAM_bdf.bdf		RAM_bdf.bdf
README.md		README.md
Single port RAM.mp4		Single port RAM.mp4
Single_Port_RAM.bsf		Single_Port_RAM.bsf
Single_Port_RAM.qpf		Single_Port_RAM.qpf
Single_Port_RAM.qsf		Single_Port_RAM.qsf
Single_Port_RAM.qws		Single_Port_RAM.qws
Single_Port_RAM.v		Single_Port_RAM.v
Single_Port_RAM.v.bak		Single_Port_RAM.v.bak
binary_to_decimal_2digit..v		binary_to_decimal_2digit..v
binary_to_decimal_2digit.bsf		binary_to_decimal_2digit.bsf
seg_dout.bsf		seg_dout.bsf
seg_dout.v		seg_dout.v
seg_dout.v.bak		seg_dout.v.bak

Provide feedback