Skip to content

fix(rvv decode): add inst[14:12] constraint on vlm/vsm #1060

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
skyhgzsh wants to merge 1 commit into
base: master
Choose a base branch
from
Open

fix(rvv decode): add inst[14:12] constraint on vlm/vsm #1060

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 4 additions & 4 deletions src/isa/riscv64/instr/rvf/decode.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -97,7 +97,7 @@ def_THelper(vload) {
def_INSTR_TAB("001 000 1 01000 ????? ??? ????? ????? ??", vlr); // VL2R
def_INSTR_TAB("011 000 1 01000 ????? ??? ????? ????? ??", vlr); // VL4R
def_INSTR_TAB("111 000 1 01000 ????? ??? ????? ????? ??", vlr); // VL8R
def_INSTR_TAB("000 000 1 01011 ????? ??? ????? ????? ??", vlm); // VLM
def_INSTR_TAB("000 000 1 01011 ????? 000 ????? ????? ??", vlm); // VLM
def_INSTR_TAB("??? 001 ? ????? ????? ??? ????? ????? ??", vlxe); // VLUXEI
def_INSTR_TAB("??? 010 ? ????? ????? ??? ????? ????? ??", vlse); // VLSE
def_INSTR_TAB("??? 011 ? ????? ????? ??? ????? ????? ??", vlxe); // VLOXEI
Expand All @@ -110,7 +110,7 @@ def_THelper(vstore) {
def_INSTR_TAB("001 000 1 01000 ????? 000 ????? ????? ??", vsr); // VS2R
def_INSTR_TAB("011 000 1 01000 ????? 000 ????? ????? ??", vsr); // VS4R
def_INSTR_TAB("111 000 1 01000 ????? 000 ????? ????? ??", vsr); // VS8R
def_INSTR_TAB("000 000 1 01011 ????? ??? ????? ????? ??", vsm); // VSM
def_INSTR_TAB("000 000 1 01011 ????? 000 ????? ????? ??", vsm); // VSM
def_INSTR_TAB("??? 001 ? ????? ????? ??? ????? ????? ??", vsxe); // VSUXEI
def_INSTR_TAB("??? 010 ? ????? ????? ??? ????? ????? ??", vsse); // VSSE
def_INSTR_TAB("??? 011 ? ????? ????? ??? ????? ????? ??", vsxe); // VSOXEI
Expand All @@ -125,7 +125,7 @@ def_THelper(vload_mmu) {
def_INSTR_TAB("001 000 1 01000 ????? ??? ????? ????? ??", vlr_mmu); // VL2R
def_INSTR_TAB("011 000 1 01000 ????? ??? ????? ????? ??", vlr_mmu); // VL4R
def_INSTR_TAB("111 000 1 01000 ????? ??? ????? ????? ??", vlr_mmu); // VL8R
def_INSTR_TAB("000 000 1 01011 ????? ??? ????? ????? ??", vlm_mmu); // VLM
def_INSTR_TAB("000 000 1 01011 ????? 000 ????? ????? ??", vlm_mmu); // VLM
def_INSTR_TAB("??? 001 ? ????? ????? ??? ????? ????? ??", vlxe_mmu); // VLUXEI
def_INSTR_TAB("??? 010 ? ????? ????? ??? ????? ????? ??", vlse_mmu); // VLSE
def_INSTR_TAB("??? 011 ? ????? ????? ??? ????? ????? ??", vlxe_mmu); // VLOXEI
Expand All @@ -138,7 +138,7 @@ def_THelper(vstore_mmu) {
def_INSTR_TAB("001 000 1 01000 ????? 000 ????? ????? ??", vsr_mmu); // VS2R
def_INSTR_TAB("011 000 1 01000 ????? 000 ????? ????? ??", vsr_mmu); // VS4R
def_INSTR_TAB("111 000 1 01000 ????? 000 ????? ????? ??", vsr_mmu); // VS8R
def_INSTR_TAB("000 000 1 01011 ????? ??? ????? ????? ??", vsm_mmu); // VSM
def_INSTR_TAB("000 000 1 01011 ????? 000 ????? ????? ??", vsm_mmu); // VSM
def_INSTR_TAB("??? 001 ? ????? ????? ??? ????? ????? ??", vsxe_mmu); // VSUXEI
def_INSTR_TAB("??? 010 ? ????? ????? ??? ????? ????? ??", vsse_mmu); // VSSE
def_INSTR_TAB("??? 011 ? ????? ????? ??? ????? ????? ??", vsxe_mmu); // VSOXEI
Expand Down