-
Notifications
You must be signed in to change notification settings - Fork 81
Pull requests: OpenXiangShan/GEM5
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
configs: Fix difftest init bug in single-thread Sim
perf-align
Trigger Align BTB performance CI
#953
opened Jul 11, 2026 by
xk23333
Contributor
Loading…
arch-riscv: configurable vector splitting unit
rvv
#949
opened Jul 8, 2026 by
jueshiwenli
Collaborator
Loading…
cpu-o3: reapply redirect to fetch delay split with KMHV3 fix
perf
perf-align
Trigger Align BTB performance CI
#941
opened Jul 2, 2026 by
jensen-yan
Collaborator
Loading…
cpu: Enable resolve update defaults
perf
#933
opened Jun 30, 2026 by
jensen-yan
Collaborator
Loading…
[WIP] cpu: Save selective oracle replay experiment
#899
opened Jun 8, 2026 by
jensen-yan
Collaborator
•
Draft
[codex] Refactor BTB branch and prediction payloads
#895
opened Jun 3, 2026 by
jensen-yan
Collaborator
•
Draft
configs: Disable MGSC for SC benefit ablation
#883
opened Jun 1, 2026 by
jensen-yan
Collaborator
•
Draft
matrix: Add O3 path and detailed CUTE backend for XSAI GEMM
#864
opened May 26, 2026 by
sada22222
Collaborator
Loading…
cpu: Add imHist-assisted MGSC IMLI path
do not merge
#851
opened May 7, 2026 by
jensen-yan
Collaborator
Loading…
arch-riscv: Add rvv calibration note[skip ci]
#850
opened May 7, 2026 by
jueshiwenli
Collaborator
Loading…
arch-riscv: Add an assert for vector splitting.
rvv
#840
opened Apr 22, 2026 by
jueshiwenli
Collaborator
Loading…
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.