Pipelined-RISC-V-Simulator

This is a simulation of five-stage pipelined RISC-V processor with hazard detection logic.

Architecture: