Add if & while support#29

Open

SammyVimes wants to merge 37 commits into

kajigor:masterfrom

SammyVimes:ifwhile

Commits on Feb 24, 2017

Add travis ci support
dsv
committed
Add travis ci support
dsv
committed
.
dsv
committed
.
dsv
committed
.
dsv
committed
.
dsv
committed
Create README.md
SammyVimes
authored
Update README.md
SammyVimes
authored
add c++ helpers for reading and writing
dsv
committed

Commits on Feb 26, 2017

fix asm
dsv
committed
Test now output OK in case of OK, not only code 0
dsv
committed
better comments
dsv
committed
fin
dsv
committed

Commits on Feb 27, 2017

Merge branch 'master' into master
SammyVimes
authored

Commits on Feb 28, 2017

Update .travis.yml
SammyVimes
authored

Commits on Mar 15, 2017

remove redundant code
dsv
committed

Commits on Mar 21, 2017

Commits on Apr 24, 2017

merge from remote
dsv
committed
fix language and interpreter
dsv
committed
fix stackmachine
dsv
committed
semi-working X86 compiler
dsv
committed
fix registers variable names
dsv
committed
x86 fix load op
dsv
committed
008 works
dsv
committed

Commits on Apr 25, 2017

Commits on May 9, 2017

tokenize new operators
dsv
committed
if\while in Interpreter
dsv
committed
x86 if and while
dsv
committed
Update from upstream & fix makefile
dsv
committed

Commits on May 17, 2017

add repeat until
dsv
committed
add tests with repeat
dsv
committed