Skip to content

Steven-Vazhappully/VHDL-Codes

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

14 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

VHDL-Codes

This repository contains VHDL Codes for the practical session of VLSI Technology and Design subject.


Legends:

  • B = Behavioral Model;
  • S = Structural Model;
  • D = Dataflow Model

This repository contains the following

  1. Half Adder (B/S/D) with Testbench
  2. Full Adder (B/S/D) with Testbench
  3. 4:1 Mux (B/S/D) with Testbench
  4. 4:1 Demux (B/S/D) with Testbench
  5. 4x2 Encoder (B/D) with Testbench
  6. 8x3 Encoder (B/S/D) with Testbench
  7. 3x8 Decoder (B/S/D) with Testbench
  8. Flip Flops (SR/D/JK/T) Behavioural Code with Testbench
  9. Common Gates used in the files

-- This is being updated --

About

This repository contains VHDL Codes for the practical session of VLSI Technology and Design subject.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Languages