Skip to content

fix(CSR): fix reset value of mstatus.mdt & mnstatus.nmie (#1076)#1110

Draft
wissygh wants to merge 1 commit into
masterfrom
fix-nmie-0710
Draft

fix(CSR): fix reset value of mstatus.mdt & mnstatus.nmie (#1076)#1110
wissygh wants to merge 1 commit into
masterfrom
fix-nmie-0710

Conversation

@wissygh

@wissygh wissygh commented Jul 10, 2026

Copy link
Copy Markdown
Contributor

No description provided.

@github-actions

Copy link
Copy Markdown

NEMU Performance Results - XS Interpreter

Test Guest Instructions Host Instructions Estimated Host Throughput (instr/s) Actual NEMU Throughput (instr/s) Baseline Host Instructions Baseline Actual NEMU Throughput (instr/s) Change vs Baseline (Instructions)
bitmanip.bin 1.385e+05 5.749e+07 2.409e+07 2.365e+07 5.747e+07 2.366e+07 -0.03%
coremark-riscv64-xs-rv64gc-o2.bin 3.354e+06 1.947e+08 1.723e+08 1.641e+08 1.946e+08 1.534e+08 -0.01%
coremark-riscv64-xs-rv64gc-o3.bin 3.394e+06 1.940e+08 1.750e+08 1.283e+08 1.940e+08 1.585e+08 -0.01%
coremark-riscv64-xs-rv64gcb-o3.bin 3.035e+06 1.911e+08 1.588e+08 1.045e+08 1.911e+08 1.403e+08 -0.01%
amtest-riscv64-xs.bin 1.588e+04 8.844e+06 1.795e+07 1.557e+07 8.832e+06 1.657e+07 -0.14%
aliastest-riscv64-xs.bin 1.382e+03 7.745e+06 1.784e+06 2.715e+06 7.732e+06 2.940e+06 -0.17%
softprefetchtest-riscv64-xs.bin 2.649e+03 7.798e+06 3.397e+06 5.953e+06 7.786e+06 9.339e+06 -0.16%
zacas-riscv64-xs.bin 6.471e+04 1.268e+07 5.105e+07 1.579e+07 1.266e+07 2.004e+07 -0.12%
rvv-workload-suite 4.570e+04 1.113e+08 4.106e+06 5.347e+06 1.112e+08 5.074e+06 -0.10%
linux-hello 6.676e+07 1.688e+10 3.955e+07 4.787e+07 1.690e+10 4.764e+07 +0.11%

NEMU Performance Results - XS Ref Shared Object

Test Guest Instructions Host Instructions Estimated Host Throughput (instr/s) Actual NEMU Throughput (instr/s) Baseline Host Instructions Baseline Actual NEMU Throughput (instr/s) Change vs Baseline (Instructions)
bitmanip.bin 1.385e+05 1.097e+09 1.262e+06 1.031e+06 1.097e+09 1.031e+06 -0.00%
coremark-riscv64-xs-rv64gc-o2.bin 3.354e+06 6.447e+09 5.203e+06 4.507e+06 6.447e+09 4.573e+06 -0.00%
coremark-riscv64-xs-rv64gc-o3.bin 3.394e+06 6.475e+09 5.242e+06 4.693e+06 6.475e+09 4.725e+06 -0.00%
coremark-riscv64-xs-rv64gcb-o3.bin 3.035e+06 6.090e+09 4.983e+06 4.491e+06 6.090e+09 4.206e+06 -0.00%
amtest-riscv64-xs.bin 1.588e+04 3.467e+07 4.580e+06 1.975e+06 3.464e+07 1.924e+06 -0.09%
aliastest-riscv64-xs.bin 1.382e+03 4.906e+06 2.817e+06 7.202e+05 4.877e+06 7.925e+05 -0.60%
softprefetchtest-riscv64-xs.bin 2.649e+03 7.017e+06 3.775e+06 1.252e+06 6.987e+06 1.308e+06 -0.43%
zacas-riscv64-xs.bin 6.471e+04 1.300e+08 4.978e+06 2.076e+06 1.300e+08 2.095e+06 -0.02%
rvv-workload-suite 4.570e+04 4.313e+08 1.060e+06 5.796e+05 4.311e+08 6.424e+05 -0.06%
linux-hello 7.528e+07 6.685e+11 1.126e+06 1.104e+06 6.683e+11 1.131e+06 -0.03%
  • Host Instructions is measured by DynamoRIO's inscount client.
  • Estimated Host Throughput assumes a fixed 4GHz CPU and IPC=2.5.
  • Actual NEMU Throughput is a single native NEMU run and may vary with host CPU performance.
  • Baseline columns are populated on pull_request runs when the PR base contains the same defconfig.
  • Change vs Baseline (Instructions) is computed from host instruction count; positive means fewer host instructions than baseline.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant