Skip to content

ci(perf): add scalar FP32 workload suite#1104

Open
xiaokamikami wants to merge 2 commits into
masterfrom
ci/add-fp32-perf-suite
Open

ci(perf): add scalar FP32 workload suite#1104
xiaokamikami wants to merge 2 commits into
masterfrom
ci/add-fp32-perf-suite

Conversation

@xiaokamikami

Copy link
Copy Markdown
Member

No description provided.

@xiaokamikami xiaokamikami force-pushed the ci/add-fp32-perf-suite branch from 108c8e7 to 5c44e81 Compare July 9, 2026 02:39
@github-actions

github-actions Bot commented Jul 9, 2026

Copy link
Copy Markdown

NEMU Performance Results - XS Interpreter

Test Guest Instructions Host Instructions Estimated Host Throughput (instr/s) Actual NEMU Throughput (instr/s) Baseline Host Instructions Baseline Actual NEMU Throughput (instr/s) Change vs Baseline (Instructions)
bitmanip.bin 1.385e+05 5.747e+07 2.410e+07 1.591e+07 5.748e+07 2.665e+07 +0.00%
coremark-riscv64-xs-rv64gc-o2.bin 3.354e+06 1.946e+08 1.723e+08 1.577e+08 1.946e+08 1.157e+08 +0.00%
coremark-riscv64-xs-rv64gc-o3.bin 3.394e+06 1.940e+08 1.750e+08 1.678e+08 1.940e+08 1.606e+08 +0.00%
coremark-riscv64-xs-rv64gcb-o3.bin 3.035e+06 1.911e+08 1.588e+08 1.531e+08 1.911e+08 1.509e+08 -0.00%
amtest-riscv64-xs.bin 1.587e+04 8.830e+06 1.798e+07 1.869e+07 8.829e+06 1.625e+07 -0.00%
aliastest-riscv64-xs.bin 1.376e+03 7.732e+06 1.780e+06 3.292e+06 7.732e+06 2.693e+06 -0.00%
softprefetchtest-riscv64-xs.bin 2.643e+03 7.783e+06 3.396e+06 6.400e+06 7.786e+06 5.576e+06 +0.03%
zacas-riscv64-xs.bin 6.470e+04 1.266e+07 5.110e+07 2.035e+07 1.266e+07 1.334e+07 -0.00%
rvv-workload-suite 4.566e+04 1.112e+08 4.106e+06 5.744e+06 1.112e+08 4.535e+06 -0.00%
fp32-workload-suite 1.958e+03 6.130e+07 3.194e+05 9.551e+05 6.130e+07 7.104e+05 +0.00%
linux-hello 6.677e+07 1.690e+10 3.951e+07 4.755e+07 1.690e+10 4.739e+07 +0.01%

NEMU Performance Results - XS Ref Shared Object

Test Guest Instructions Host Instructions Estimated Host Throughput (instr/s) Actual NEMU Throughput (instr/s) Baseline Host Instructions Baseline Actual NEMU Throughput (instr/s) Change vs Baseline (Instructions)
bitmanip.bin 1.385e+05 1.097e+09 1.262e+06 1.055e+06 1.097e+09 1.043e+06 -0.00%
coremark-riscv64-xs-rv64gc-o2.bin 3.354e+06 6.447e+09 5.203e+06 4.438e+06 6.447e+09 4.616e+06 -0.00%
coremark-riscv64-xs-rv64gc-o3.bin 3.394e+06 6.475e+09 5.242e+06 4.416e+06 6.475e+09 4.515e+06 -0.00%
coremark-riscv64-xs-rv64gcb-o3.bin 3.035e+06 6.090e+09 4.983e+06 4.281e+06 6.090e+09 4.237e+06 -0.00%
amtest-riscv64-xs.bin 1.588e+04 3.464e+07 4.583e+06 1.702e+06 3.464e+07 1.623e+06 -0.00%
aliastest-riscv64-xs.bin 1.379e+03 4.877e+06 2.828e+06 7.308e+05 4.877e+06 7.734e+05 +0.00%
softprefetchtest-riscv64-xs.bin 2.646e+03 6.987e+06 3.787e+06 1.111e+06 6.987e+06 1.225e+06 +0.00%
zacas-riscv64-xs.bin 6.471e+04 1.300e+08 4.979e+06 2.110e+06 1.300e+08 2.165e+06 -0.00%
rvv-workload-suite 4.568e+04 4.311e+08 1.060e+06 5.725e+05 4.311e+08 5.936e+05 -0.00%
fp32-workload-suite 1.982e+03 2.027e+07 9.779e+05 2.237e+05 2.027e+07 2.382e+05 -0.00%
linux-hello 7.522e+07 6.683e+11 1.125e+06 1.125e+06 6.683e+11 1.106e+06 -0.00%
  • Host Instructions is measured by DynamoRIO's inscount client.
  • Estimated Host Throughput assumes a fixed 4GHz CPU and IPC=2.5.
  • Actual NEMU Throughput is a single native NEMU run and may vary with host CPU performance.
  • Baseline columns are populated on pull_request runs when the PR base contains the same defconfig.
  • Change vs Baseline (Instructions) is computed from host instruction count; positive means fewer host instructions than baseline.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant