We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Type make to build the bitstream and make test to generate a waveform.
A RISC-V CPU built in SystemVerilog for use in the DISCO Lab